Latch-type sense amplifiers, or sense amplifier based flip-flops, Figure 17 .7.4 shows the measured relative delay under different are very effective comparators. They achieve fast decisions due to conditions (the absolute delay is not measurable due to additiona strong positive feedback and their differential input enables a al delay from the output drivers). As intended, the minimal delay low offset. Sense amplifiers (SA) are hence widely applied in, for is found at V.,, = l.lV At a Vc, of 0.6V, there is still only a 20ps example, memories, A/D converters, data receivers and lately also increase in delay. The delay versus AV,, is 44ps/decade under in on-chip transceivers [1, 2] . Voltage-mode SA's, as shown in Fig. nominal Mll to discharge the output nodes to ground (so there is no need shown in Fig. 17.7.6 . No bit errors are measured outside an interfor dedicated reset transistors at the output nodes), After the val of 18ps, so the required setup+hold time is smaller than 18ps reset phase, the tail transistors M9 and M12 turn on (Clk = VDD). (as input jitter is part of the 18ps). A conventional circuit in At the Di nodes, the common-mode voltage then drops monotoni-0.18gm CMOS [3] achieves 80ps, which would still be 40ps in cally with a rate defined by ITMICDi and on top of this, an input 9Onm CMOS according to scaling theory. In the double-tail topoldependent differential voltage AVDi will build up. The intermedi-ogy, the setup+hold time could be further reduced with a wider ate stage formed by Mi10 and Mll passes AVDi to the cross-coupled tail transistor M9, but at the expense of increased offset and inverters and also provides additional shielding between the noise due to a shortening of the time that M5/M6 operate in satinput and output, with less kickback noise as a result. The invert-uration. Simulations predict that the current aperture time is ers start to regenerate the voltage difference as soon as the com-already fast enough to sample data patterns of 4OGb/s, provided mon-mode voltage at the Di nodes is no longer high enough for that interleaving is used to enable a suitably long regeneration M10 and Mll to clamp the outputs to ground. The ideal operat-phase.
ing point (V'>,) and the timing of the various phases can be tuned with the transistor sizes.
In conclusion, the double-tail topology has an added degree of freedom that enables better optimization of the balance between To compare the conventional and double-tail SAs, both circuits speed, offset, power and common-mode voltage. The circuit also are simulated, with transistor dimensions scaled to get an offset has better isolation between input and output and is well suited standard deviation of a,, = 13mV. The operating conditions are to operate at low supply voltages. VDD = 1.2V and f,, = 3GHz, and the input has VC11 = 1.1V. At this high V>,, ( Clk~~~~~~Clk-. Vcm=0.75V, Vdd0 DIGEST OFTECHNICAL PAPERS * 315
